

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	"20040158736"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:17
L2	47	simon near charles near watt.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:17
L5	28	christopher near bentley near dornan.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:19
L6	27	luc near orion.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:19
L7	26	nicolas near chaussade.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:19
L8	31	lionel near belnet.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:20
L10	10	stephane near eric near sebastien.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:21
L11	57	L2 or L5 or L6 or L7 or L8 or L10	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:22
L12	432	arm near limited.as.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:03
L13	8	L11 ((processor)or (operating adj system)).clm.((mode or domain or exception or trigger)(monitor\$5 or control\$5)(exception or interrupt)).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:27
L14	14	L12 ((processor)or (operating adj system)).clm.((mode or domain or exception or trigger)(monitor\$5 or control\$5)(exception or interrupt)).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:29

EAST Search History

L15	15	L13 or L14	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:27
L16	1614	((processor)or (operating adj system)).clm.((mode or domain or exception or trigger)(monitor\$5 or control\$5)(exceptioin or interrupt)).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:30
L17	115	L16(((processor)or (operating adj system))((mode or domain or exception or trigger)(monitor\$5 or control\$5)(exceptioin or interrupt))).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:43
L18	3	L17(process\$5 adj data).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:33
L19	37	L16(process\$5 adj data).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:33
L20	3140	((((processor)or (operating adj system) or (application))(monitor\$5 or control\$5 or handl\$5 or manag\$5)(exceptioin or interrupt)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:50
L21	956	L20 ((data or application)adj(process\$5))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:49
L22	240	L21 (mode or domain or state).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:49
L23	153	L22(exceptioin or interrupt).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:48
L24	153	L22(exception or interrupt).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:49
L25	3668	((((processor)or (operating adj system) or (application))(monitor\$5 or control\$5 or handl\$5 or manag\$5)(exception or interrupt)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:48

EAST Search History

L26	1586	L25(exception or interrupt).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:15
L27	428	L26 (mode or domain or state).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:49
L28	179	L27 ((data or application)adj(process\$5))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 17:49
L29	153	L28(((processor)or (operating adj system) or (application))(monitor\$5 or control\$5 or handl\$5 or manag\$5)(exceptioin or interrupt)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:02
L30	1814	(726/1,26).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2007/04/25 18:03
L31	3055	(713/166,193,322).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2007/04/25 18:02
L32	1432	(710/260,261,269).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2007/04/25 18:02
L33	2578	(726/1,22,26).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2007/04/25 18:03
L34	1185	(712/228,244).CCLS.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	OFF	2007/04/25 18:03
L35	7948	L31 or L32 or L33 or L34	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:04
L36	10	L15 L35	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:11
L37	1	(US-7194647-\$).did.	USPAT	AND	ON	2007/04/25 18:05
L38	1	(US-20040153672-\$).did.	US-PGPUB	AND	ON	2007/04/25 18:05
L39	1	(US-20040158727-\$).did.	US-PGPUB	AND	ON	2007/04/25 18:05

EAST Search History

L40	1	(US-20040158736-\$).did.	US-PGPUB	AND	ON	2007/04/25 18:05
L41	4	L37 or L38 or L39 or L40	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:06
L42	7	L36 trigger\$5.clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:11
L43	7	L15(exception and interrupt).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 18:15

EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1179	((execut\$5 or process\$5)adj(data or application)same(mode or domain))((handl\$5 or trigger\$5)near(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:31
L3	9	L1((secure or protected or monitor\$5 or control\$5)near(mode or domain)).clm. ((exception)(interrupt)).clm.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:13
L4	37	L1((secure or protected or monitor\$5 or control\$5)near(mode or domain)).clm. ((exception)(interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:18
L5	33	L4 (abort or reset or vector)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:19
L6	4039	((secure or protected or monitor\$5 or control\$5)near(mode or domain))((exception)(interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:34
L7	4192	((secure or protected or monitor\$5 or control\$5)adj(mode or domain or state))((exception)(interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:19
L8	3544	L7 (abort or reset or vector)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:19
L9	248	L8((execut\$5 or process\$5)adj(data or application)same(mode or domain))((handl\$5 or trigger\$5)near(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:19
L10	583	L8((execut\$5 or process\$5)adj(data or application)same(mode or domain or state))((handl\$5 or trigger\$5)near(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:20
L11	6	L10((exception or interrupt)(trigger\$5 or initiat\$5 or activat\$5)(secure or mode or domain)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:28
L12	11	L10((exception or interrupt)(trigger\$5 or initiat\$5 or activat\$5 or handl\$5)(secure or mode or domain or vector)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:28

EAST Search History

L13	6850	((secure or controlled or protected)adj(mode or domain))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:28
L14	373	L13((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:35
L15	73	L14(("not" or prevent\$5 or block\$5 or control\$5)adj(access\$5)near(data or memory))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:36
L16	48	L15((execut\$5 or process\$5)adj(data or application)same(mode or domain or state))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:31
L17	1237	((secure or protected or monitored or controlled)near(mode or domain))((exception)(interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:35
L18	429	L17((non\$secure or normal or insecure or non\$protected)near(mode or domain))((exception)(interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:35
L19	139	L18((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:43
L20	135	L19(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data or memory))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:37
L21	134	L19(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:37
L22	123	L19(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data)same(domain or state or mode))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:42
L23	83	L22 operating near system	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:41
L24	0	((secure or protected)near(data or information)near ("not")near(access\$5)same(secure or protected)adj(state or mode or domain))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:42

EAST Search History

L25	72	((secure or protected)near(data or information)near ("not" or access\$5)same(secure or protected)adj(state or mode or domain))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:46
L26	48	L25(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data)same(domain or state or mode))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:47
L27	24	L26((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:47
L28	99	((secure or protected)near(data or information or memory)near ("not" or access\$5)same(secure or protected)adj(state or mode or domain))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:46
L29	12	L28(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data or memory)same(domain or state or mode)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:48
L30	35	L28((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:48
L31	6	L28((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt)).ab.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:02
L32	27	L30(("not" or prevent\$5 or block\$5 or control\$5)near(access\$5 or data or memory)same(domain or state or mode))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:48
L33	33	L29 or L32 or L31	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:56
L34	1	"20030126520"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:56
L35	12	brian near james near knight.in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:59

EAST Search History

L36	1	"7165135".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 19:59
L37	1	"6282657".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:00
L38	1	"20030140245"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:01
L39	1	"20020188831"	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:01
L40	1	"5574786".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:01
L41	1	"6820177".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:01
L42	1	"6757829".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:02
L43	7	L36 or L37 or L38 or L39 or L40 or L41 or L42	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:02
L44	2	L43((trigger\$5 or initiat\$5 or activat\$5 or execut\$5)adj(exception or interrupt))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:03
L45	2	L44 (domain or mode or state)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:08
L46	0	"50003466".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:08
L47	1	"5003466".pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	AND	ON	2007/04/25 20:08


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

 Ad
Sc
Sc

Scholar [All articles](#) [Recent articles](#) Results 1 - 10 of about 18 for **secure non-secure mode exception inte**
All Results
[D Dillon](#)
[A Timothy](#)
[R Cassagnol](#)
[D Kloper](#)
[S Weber](#)
[Apparatus for providing a **secure** processing environment - group of 4 »](#)

RD Cassagnol, DM Dillon, DS Kloper, SJ Weber, BE ... - US Patent 6,385,727, 2002 - Google Patents

 ... In such embodiments, the first processor preferably executes **non-secure** software in the user **mode** of operation and **secure** software in the kernel ...

 Cited by 8 - [Related Articles](#) - [Web Search](#)
[Method and process for the rewriting of binaries to intercept system calls in a **secure** execution ...](#)

B Calder, A Chien - 2002 - freepatentsonline.com

 ... package for execution in a **non-secure** environment ... Datalink Interface (FDDI) or Asynchronous Transfer **Mode** (ATM ... internet, a private internet, a **secure** internet, ...

 Cached - [Web Search](#)
[Thwarting Timing Attacks Using ATM Networks - group of 2 »](#)

G Price - Lecture Notes In Computer Science; Vol. 2467, 2001 - Springer

 ... a method of using Asynchronous Transfer **Mode** (ATM) networks in ... then as noted previously,

 the **secure** layer in ... usage by other applications for **non-secure** VCs We ...

 Related Articles - [Web Search](#) - [BL Direct](#)
[THE OPEN PLATFORM PROTECTION PROFILE \(OP3\) TAKING THE COMMON CRITERIA TO THE OUTER LIMITS - group of 5 »](#)

M Kekicheff, F Kashef, D Brewer, D House, F Rd - The 23rd National Information Systems Security Conference, ..., 2000 - www-08.nist.gov

 ... power failure to force the OP into a **non-secure** state. ... with at least 1024 bit keys and the **secure** hash algorithm ... 1, RSA or 3-DES in CBC **mode**) and cryptographic ...

 Cited by 2 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)
[Asymmetric isolation - group of 5 »](#)

JA Davidson, N Co, CA San Diego - Computer Security Applications Conference, 1996., 12th ..., 1996 - ieeexplore.ieee.org

 ... In fact, the very term **secure** downgrading is practically ... It operates on common COTS **non-secure** hardware ... components (except YSLAN) operating in system high **mode**. ...

 Cited by 5 - [Related Articles](#) - [Web Search](#)
[Programmable distributed personal security - group of 2 »](#)

G Force, TD Davis, RL Duncan, TM Norcross, MJ Shay ... - US Patent 5,533,123, 1996 - Google Patents

 ... the process, available to potential intruders in an unencrypted ("cleartext") form in a **non-secure** environment. What is needed is a single **secure** 40 integrated ...

 Cited by 49 - [Related Articles](#) - [Web Search](#)
[Apparatus and storage medium for decrypting information - group of 3 »](#)

R Nagel, TH Lipscomb - US Patent 5,661,799, 1997 - Google Patents

 ... the Upon release of a **secure** and, if desired, the **non-secure** user site by one of three methods: (1) sending a "disable" information ...

[Cited by 8](#) - [Related Articles](#) - [Web Search](#)

Method and process for the virtualization of system databases and stored information

A Chien, B Calder, S Pujia - 2002 - freepatentsonline.com

... package for execution in a **non-secure** environment ... Datalink Interface (FDDI) or Asynchronous Transfer **Mode** (ATM ... internet, a private internet, a **secure** internet, ...

[Cached](#) - [Web Search](#)

System and method for communicating and controlling the behavior of an application executing on a ...

B Calder, AA Chien - 2002 - freepatentsonline.com

... package for execution in a **non-secure** environment ... Datalink Interface (FDDI) or Asynchronous Transfer **Mode** (ATM ... internet, a private internet, a **secure** internet, ...


[Cached](#) - [Web Search](#)

Method and process for virtualizing network interfaces

A Chien, YH Chen, S Marlin, KS Gatlin, B Calder - 2002 - freepatentsonline.com

... package for execution in a **non-secure** environment ... Datalink Interface (FDDI) or Asynchronous Transfer **Mode** (ATM ... internet, a private internet, a **secure** internet, ...

[Cached](#) - [Web Search](#)

Google 

Result Page: 1 2 **Next**

[Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2007 Google


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Ad](#)
[Sc](#)
[Sc](#)
Scholar [All articles](#) [Recent articles](#) Results **1 - 10** of about **2,070** for **domain mode exception interrupt**. (0)

All Results
[P Faraboschi](#)
[P Magnusson](#)
[S Herrod](#)
[M ROSENBLUM](#)
[G Brown](#)

[On the Design of a New CPU Architecture for Pedagogical Purposes - group of 12 »](#)

D Ellard, D Holland, N Murphy, M Seltzer - Proceedings of the Workshop on Computer Architecture ..., 2002 - ncsu.edu

... was in user or super-visor **mode** when the ... miss could occur during execution of the **exception** han- dler ... are aware focus on a single conceptual **domain**, instead of ...

Cited by 7 - [Related Articles](#) - [View as HTML](#) - [Web Search](#)

[Lx: A Technology Platform for Customizable VLIW Embedded Processing - group of 13 »](#)

P Faraboschi, G Brown, JA Fisher, G Desoli, F ... - Proceedings of the 27th annual international symposium on ..., 2000 - doi.ieeecomputersociety.org

... DSP, which has a "VLIW **mode**" for key ... are more promising in the high-performance embedded

domain. ... can achieve a rather fast **exception/interrupt** response time ...

Cited by 165 - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[Exception handling method and apparatus for a microkernel data processing system - group of 5 »](#)

DF Ackerman, HH Desai, RK Gupta, RR Srinivasan - US Patent 5,481,719, 1996 - Google Patents

... 12) RESTORE SAVED STATE AND RETURN TO USER **MODE**. ... **EXCEPTION** HANDLING METHOD AND APPARATUS

FOR A MICROKERNEL DATA ... but instead are the exclusive **domain** of the ...

Cited by 39 - [Related Articles](#) - [Web Search](#)

[Controller using time-domain filter connected to a signal line to control a time at which signal ... - group of 3 »](#)

MK Eneboe - US Patent 5,694,586, 1997 - Google Patents

... 60 FJQ 3 is an exemplary embodiment of a time **domain** ... the second bus, and generate

an **Exception** signal. **mode**, the phase is one which the first controller will ...

Cited by 8 - [Related Articles](#) - [Web Search](#)

[Instruction path coprocessor synchronization](#)

AJ Bink, A Augusteijn, PF Hoogendijk, HWJ Van De ... - 2002 - freepatentsonline.com

... on register instruction in the CPU **domain**, the last ... For a return to IPC **mode** (when the ... the IPC range: in_IPC_range(PC')), the **exception/interrupt** handler will ...

[Cached](#) - [Web Search](#)

[Profiling I/O interrupts in modern architectures - group of 8 »](#)

L Schaelicke, A Davis, SA McKee - Modeling, Analysis and Simulation of Computer and ..., 2000 - ieeexplore.ieee.org

... and is thus limited to public-**domain** OSes. ... to estimate the cache footprint of the **interrupt** handler. When counting in kernel or **exception mode**, the experiments ...

Cited by 8 - [Related Articles](#) - [Web Search](#)


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Ad](#)
[Sc](#)
[Sc](#)

Scholar [All articles](#) [Recent articles](#) Results **1 - 10** of about **298** for **secure domain mode exception interrupt**

All Results

[S Lemon](#)
[G Back](#)
[J Lepreau](#)
[A Chien](#)
[J Shapiro](#)

Safe and protected execution for the Morph/AMRM reconfigurable processor - group of 13 »

AA Chien, JH Byun - Field-Programmable Custom Computing Machines, 1999. FCCM'99. ..., 1999 - [ieeexplore.ieee.org](#)

... One example of this would be jamming the memory bus or defeating the tinier **interrupt** which ensures preemption. A more serious failure **mode** is to corrupt the ...

[Cited by 39](#) - [Related Articles](#) - [Web Search](#)

Fundamentals of real-time computing for the students of Measurement and Control

J Cernohorsky - Real-Time Systems Education III, 1998. Proceedings, 1998 - [ieeexplore.ieee.org](#)

... long period of time, a **domain** rather of ... semaphore mechanism with operations Init, **Secure**, Release and ... technical problems using multitasking **mode**, ie overloading ...

[Related Articles](#) - [Web Search](#)

... systems independent of operating systems including capability of installing and removing interrupt ... - group of 3 »

GP Andert, SP Lemon - US Patent 5,566,346, 1996 - Google Patents

... features like protected address spaces and user **mode** drivers. ... embodiment supports both default and custom **exception** handlers for the **interrupt domain**. ...

[Cited by 32](#) - [Related Articles](#) - [Web Search](#)

Secure machine platform that interfaces to operating systems and customized control programs - group of 2 »

WS Worley, JS Worley, DJ Magenheimer, CD Hyser, T ... - 2002 - [freepatentsonline.com](#)
 ... control services, inter- and intra-**domain** communications services ... the combined-hardware-

and-software **secure**-platform interface ... a 3-bit TLB.ar **mode** field 1102 ...

[Cached](#) - [Web Search](#)

The Windows NT kernel architecture - group of 6 »

DA Solomon, DSE Seminars, CT Sherman - Computer, 1998 - [ieeexplore.ieee.org](#)

... trust throughout the **domain** tree. ... The implementation of **secure** channel security protocols supports strong ... It also contains the user-**mode** asynchronous procedure ...

[Cited by 9](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

The performance of μ -kernel-based systems - group of 30 »

H Härtig, M Hohmuth, J Liedtke, S Schönberg - Proceedings of the sixteenth ACM symposium on Operating ..., 1997 - [portal.acm.org](#)

... The three basic operations are **secure** since they work on ... invokes the thread's (user-level) **exception** or trap ... enter PALcode, switch to kernel **mode** and leave ...

[Cited by 193](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

State of the art review paper: advances in embedded hard real-timesystems design - group of 2 »

M Colnarc - Industrial Electronics, 1999. ISIE'99. Proceedings of the ..., 1999 -


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Ad](#)
[Sc](#)
[Sc](#)

Scholar [All articles](#) [Recent articles](#) Results 1 - 10 of about 248 for **memory access secure domain mode**

All Results

[S Lemon](#)
[G Back](#)
[J Lepreau](#)
[B Ford](#)
[A Chien](#)

[Safe and protected execution for the Morph/AMRM reconfigurable processor - group of 13 »](#)

AA Chien, JH Byun - Field-Programmable Custom Computing Machines, 1999. FCCM'99. ..., 1999 - [ieeexplore.ieee.org](#)

... A more serious failure **mode** is to corrupt ... machine hardware state, other application **memory** state, or ... multiprocess execution is to control **access** to hardware ...

[Cited by 39](#) - [Related Articles](#) - [Web Search](#)

[... systems independent of operating systems including capability of installing and removing interrupt ... - group of 3 »](#)

GP Andert, SP Lemon - US Patent 5,566,346, 1996 - [Google Patents](#)

... nents 1003, such as a random **access memory** (RAM) 1008 ... of trade-offs with respect to his problem **domain**. ... addition to defining client/device **access** policy, the ...

[Cited by 32](#) - [Related Articles](#) - [Web Search](#)

[The Windows NT kernel architecture - group of 6 »](#)

DA Solomon, DSE Seminars, CT Sherman - Computer, 1998 - [ieeexplore.ieee.org](#)

... of the kernel is never paged out of **memory**. ... The implementation of **secure** channel security protocols ... to manage account information and **access** control, whether ...

[Cited by 9](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[MASSC: a generic architecture for multiapplication smart cards - group of 5 »](#)

JP Tual - Micro, IEEE, 1999 - [ieeexplore.ieee.org](#)

... tai- lored and optimized for **secure** transaction processing ... services for allocation of and **access** to nonvolatile **memory**; it also manages **memory** fragmenta- tion ...

[Cited by 19](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

[State of the art review paper: advances in embedded hard real-timesystems design - group of 2 »](#)

M Colnaric - Industrial Electronics, 1999. ISIE'99. Proceedings of the ..., 1999 - [ieeexplore.ieee.org](#)

... is jeopardising predictability considering the variable **access** times of data residing in the **memory** or on mass ... of the programi it should be **secure** to allow ...

[Web Search](#)

[An architecture of security management unit for safe hosting of multiple agents - group of 9 »](#)

T Gilmont, JD Legat, JJ Quisquater - Proceedings of the International Workshop on Intelligent ..., 1998 - [princeton.edu](#)

... In our **secure** processor, a user program executes a ... segment descriptor tables, nor can they **access** the page ... other information reserved for the **memory** management ...

[Cited by 18](#) - [Related Articles](#) - [Web Search](#)

[Can Java Meet its Real-Time Deadlines - group of 3 »](#)

B Brosgol, B Dobbing - Proceedings of Ada-Europe, 2001 - [Springer](#)

... Moreover, Java is more **secure** than C and simpler than C++ ... making direct method calls to the Baseline Java **domain**, an ATC ... Physical and "raw" **memory access**. ...


[Web](#) [Images](#) [Video](#) [News](#) [Maps](#) [more »](#)

[Ad](#)
[Sc](#)
[Sc](#)

Scholar [All articles](#) [Recent articles](#) Results 1 - 10 of about 609 for **memory access secure exception interrupt handling**

All Results

[S Lemon](#)
[A Chien](#)
[P Ross](#)
[R Kriek](#)
[B Ford](#)

... systems independent of operating systems including capability of installing and removing interrupt ... - group of 3 »

GP Andert, SP Lemon - US Patent 5,566,346, 1996 - Google Patents

... 1003, such as a random **access memory** (RAM) 1008 ... addition to defining client/device **access** policy, the ... supports both default and custom **exception** handlers for ...

[Cited by 32](#) - [Related Articles](#) - [Web Search](#)

Safe and protected execution for the Morph/AMRM reconfigurable processor - group of 13 »

AA Chien, JH Byun - Field-Programmable Custom Computing Machines, 1999. FCCM'99. ..., 1999 - [ieeexplore.ieee.org](#)

... bus or defeating the timer **interrupt** which ensures ... the machine hardware state, other application **memory** state, or ... execution is to control **access** to hardware ...

[Cited by 39](#) - [Related Articles](#) - [Web Search](#)

Memory access system and method for granting or preventing atomic or nonatomic memory access ... - group of 3 »

T Ohkami - US Patent 5,579,505, 1996 - Google Patents

... I START OF **EXCEPTION HANDLING ROUTINE ANALYSIS OF ATOMIC MEMORY ACCESS**

EXCEPTION «READ MEMORY ACCESS REQUEST WHEN CAUSING EXCEPTION ...

[Cited by 13](#) - [Related Articles](#) - [Web Search](#)

Memory management circuit which provides simulated privilege levels - group of 2 »

JS Johnson, T Short, G Intrater - US Patent 5,684,948, 1997 - Google Patents

... of dance with the first aspect of the invention, **secure exception** ... On each **access** to the IDT, the upper 25 ... To set the protection level for **memory** blocks, the fol ...

[Cited by 8](#) - [Related Articles](#) - [Web Search](#)

Enhancing the Security in the Memory Management Unit - group of 9 »

T Gilmont, JD Legat, JJ Quisquater - Proceedings of the 25th EuroMicro Conference, 1999 - [doi.ieeecomputersociety.org](#)

... The **secure** task should be aware that a call to another task may ... is only used for the driver, as it grants **access** to the internal permanent **memory** of the SMU ...

[Cited by 11](#) - [Related Articles](#) - [Web Search](#)

The Windows NT kernel architecture - group of 6 »

DA Solomon, DSE Seminars, CT Sherman - Computer, 1998 - [ieeexplore.ieee.org](#)

... of the kernel is never paged out of **memory**. ... The implementation of **secure** channel security protocols ... to manage account information and **access** control, whether ...

[Cited by 9](#) - [Related Articles](#) - [Web Search](#) - [BL Direct](#)

An architecture of security management unit for safe hosting of multiple agents - group of 9 »

T Gilmont, JD Legat, JJ Quisquater - Proceedings of the International Workshop on Intelligent ..., 1998 - [princeton.edu](#)